module d_trigger(clk, in, q, rst);
input clk, in,rst;
output q;
reg q;

always@(posedge clk)       //时钟上升沿到来时，判断jk的值
begin
	if (rst)
		q = 0;
	else
		q = in;
end

 
endmodule
